Fig. 15From: Environment for integration of distributed heterogeneous computing systemsTransmission activity between Sender, FPGA and GPUBack to article page